### (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

# (19) World Intellectual Property Organization International Bureau





# (43) International Publication Date 3 July 2003 (03.07.2003)

#### **PCT**

# (10) International Publication Number WO 03/054844 A 1

(51) International Patent Classification7:

G09G 3/32

(21) International Application Number:

PCT/IB02/05261

(22) International Filing Date: 6 December 2002 (06.12.2002)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

0130411.2

20 December 2001 (20.12.2001) GH

- (71) Applicant: KONINKLIJKE PHILIPS ELECTRON-ICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).
- (72) Inventors: KNAPP, Alan, G.; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). HUNTER, Iain, M.; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).
- (74) Agent: WHITE, Andrew, G.; Internationaal Octrooibureau B.V., Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).


- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

#### (54) Title: ACTIVE MATRIX ELECTROLUMINESCENT DISPLAY DEVICE



(57) Abstract: An active matrix electroluminescent display device has an array of pixels (10), each pixel having a plurality of current-driven display elements (11a-d), for example comprising organic electroluminescent material, connected in a series arrangement with one another and with drive means (12) operable to control the current through the respective series arrangement. By sub-dividing each pixel in this way, the high voltage drops, that can occur along power supply lines, are reduced thus improving the uniformity of the light outputs from the display elements across the display area.



#### DESCRIPTION

#### ACTIVE MATRIX ELECTROLUMINESCENT DISPLAY DEVICE

This invention relates to an active matrix electroluminescent display device comprising a matrix array of pixels, each pixel having a plurality of electroluminescent display elements, and drive means for controlling the current through each of said plurality of display elements in accordance with drive signals applied to the drive means.

10

15

20

25

30

5

Matrix display devices employing electroluminescent, light-emitting. display elements are well known. As for the display elements organic thin film electroluminescent elements and light-emitting diodes (LEDs), comprising traditional III-V semiconductor compounds, have been used. Recent developments in (organic) polymer electroluminescent materials have demonstrated their ability to be used practically for video display purposes and the like. Electroluminescent elements using such materials typically comprise one or more layers of a semiconducting conjugated polymer sandwiched between a pair of (anode and cathode) electrodes, one of which is transparent and the other of which is of a material suitable for injecting holes or electrons into the polymer layer. By suitable choice of the conjugated polymer chain and side chains, it is possible to adjust the bandgap, electron affinity and the ionisation potential of the polymer. An active layer of such a material can be fabricated using a CVD process or simply by a spin-coating technique using a solution of a soluble conjugated polymer. Through these processes, displays with large light-emitting surfaces can be produced.

Organic electroluminescent materials offer advantages in that they are very efficient and require relatively low (DC) drive voltages. Moreover, in contrast to conventional LCDs, no backlight is required. In a simple matrix display device, the material is provided between sets of row and column address conductors at their intersections thereby forming a row and column array of electroluminescent display elements. By virtue of the diode-like I-V

2

characteristic of the organic electroluminescent display elements, each element is capable of providing both a display and a switching function enabling multiplexed drive operation. However, when driving this simple matrix arrangement on a conventional row at a time scanning basis each display element is driven to emit light for only a small fraction of the overall frame time, corresponding to a row address period. In the case of an array having N rows for example, each display element can emit light for a period equal to f/N at most where f is the frame (field) period. In order then to obtain a desired mean brightness from the display, it is necessary that the peak brightness produced by each element must be at least N times the required mean brightness and the peak display element current will be at least N times the mean current. The resulting high peak currents cause problems, notably with voltage drops and power dissipation caused by the resistance along the row address conductors.

· 5

10

15

20

25

30

One solution to these problems is to incorporate pixels into an active matrix whereby each pixel comprises a display element and associated address circuitry which is operable to supply a drive current to the display element so as to maintain its light output for a significantly longer period than the row address period. Thus, for example, each pixel circuit is loaded with a (display data) drive signal once per frame period in a respective row address period which drive signal is stored and is effective to maintain a required drive current through the display element for a frame period until the row of pixels concerned is next addressed. This reduces the peak brightness and the peak current required by each display element by a factor of approximately N for a display with N rows. An example of such an active matrix addressed electroluminescent display device is described in EP-A-0717446.

Figure 6 shows an example pixel of a conventional active matrix addressed electroluminescent display device. The pixel 10 comprises an LED display element 11. The display element 11 is connected at one end, via the current carrying terminals of a drive transistor 12, to a power line 13 common to all pixels in the same row. The other end of the display element 11 is connected to a common reference potential, for example ground potential. The

15

20

25

30

voltage on the power line 13 is held constant so as to provide a reference potential to one side of a storage capacitor 14. Drive transistor 12 operates to control the current passing through its respective display element 11 thus controlling the brightness. During an address period a selection voltage is applied to selection line 15 in response to a row selection signal from the driver circuitry. This switches on the address transistor 16 allowing a data voltage, applied to a data line 17 in response to a data signal from the driver circuitry, to charge the storage capacitor 14 to the desired voltage. After the address period the selection voltage is removed and address transistor 16 turns off. The data voltage is stored on capacitor 14 for the remaining frame period maintaining this voltage at the gate of the drive transistor 12.

A known problem associated with active matrix electroluminescent display devices addressed in this way is that large voltage drops can occur along each power line. This is due to the large currents that are supplied to the display elements connected to each respective power line. The problem is particularly evident with large area displays because the power lines required are relatively long and the total required current, for a given brightness, is relatively high. Voltage drops produced along the length of the power lines cause variations in the voltage applied to a pixel depending on the location of the pixel in the array. Therefore, for a given drive voltage, the light output of a pixel will depend on the location of the pixel and on the brightness levels of other pixels in the display. Such effects appear as non-uniformity in the displayed image. In addition, the resistance of the power lines causes the current flow therethrough to heat the conductor thereby wasting power. This wasted power is proportional to I<sup>2</sup>R where I = Current and R = Resistance.

In order to reduce the effects of these large voltage drops and wasted power, the resistance of the lines can be reduced, for example, by widening them. However, there are practical limitations on this as increasing the width of the conductors reduces the aperture of the pixels and thus the brightness of the output.

Colour active matrix electroluminescent displays conventionally comprise a matrix array of colour pixels each of which comprises three

15

20

electroluminescent display elements of the type described above. These will typically emit red, green and blue light respectively. By addressing each of the three colour display elements individually each pixel can emit a range of colours. If the display elements are addressed digitally, where each can be either OFF or ON, then eight different colours can be achieved as shown in Table 1. However, if addressed with analogue data signals, where each display element can emit at a range of intensities, then a full colour display output can be achieved.

| Green | Blue | Red | Colour pixel Outpu |  |
|-------|------|-----|--------------------|--|
| OFF   | OFF  | OFF | Black              |  |
| OFF   | ON   | OFF | Blue               |  |
| OFF   | OFF  | ON  | Red                |  |
| ON    | OFF  | OFF | Green              |  |
| ON    | ON   | OFF | Cyan               |  |
| OFF   | ON   | ON  | Magenta            |  |
| ON    | OFF  | ON  | Yellow             |  |
| ON    | ON   | ON  | White              |  |

Table 1: Output of a digitally addressed colour pixel.

Figure 7 shows the address circuitry for an example, conventional colour pixel in a colour active matrix EL display device. The pixel 10 comprises three separately driven EL display elements 11a, 11b and 11c, of red, blue and green luminance respectively. The operation of the address circuitry associated with each of the display elements is similar to that of Figure 6. In order to operate as a colour display device, each colour display element 11a, 11b, 11c, is connected to the power line 13 via the current-carrying terminals of its own drive TFT 12.

In this arrangement, the current passing through each of the display elements 11a, 11b and 11c originates from a single source, i.e. the power line 13. For example, if current j passes through each of display elements 11 at full

5

brightness, then power line 13 must supply current 3  $\times$  j to each pixel. This exacerbates the voltage drop problem.

It is an object of the present invention to provide an improved active matrix electroluminescent display device:

5

10

15

20

25

30

It is another object of the present invention to provide an active matrix electroluminescent display device in which the maximum current through a power line can be reduced.

According to the present invention, there is provided an active matrix electroluminescent display device of the kind described in the opening paragraph, wherein said plurality of display elements and the drive means of each respective pixel are connected in a series arrangement.

The invention results in a reduction in the voltage drop experienced on a power line in operation of the device.

Each pixel within the display device is provided with a plurality of display elements connected together in series. It may be arranged that the combined outputs of the display elements within a pixel are the same as from a single display element in a conventional pixel arrangement for a given drive signal. However, by connecting a plurality of smaller display elements in series, the current required to drive them for a certain brightness output is reduced. This means that the voltage drops along the power lines, for a given power line dimension and resistivity, are lowered thus reducing the non-uniformity in the displayed image. For example, if each display element draws a current j at full brightness, then the maximum current drawn by each pixel from the power line is j. This is also the maximum current that the drive means will normally have to control. The heating effect caused by the current flow is also reduced thereby reducing the wasted power and thus increasing the efficiency of the device.

In the series arrangement, the display elements are connected together with similar polarity, i.e. by connecting the cathode of a first display element to the anode of the next display element in the series arrangement. Preferably,

6

the display elements are connected in series with one another and the drive means being connected to one end of the series of display elements.

The drive means controls the current j flowing through the series of display elements in accordance with applied drive (data) signals. In this way, the total current, and thus the overall light output intensity; for each pixel can be controlled.

Conveniently, the series arrangement is connected between first and second supply lines. The supply lines may be, for example, a power line which supplies the current to drive the display elements and is held at a substantially constant voltage, and a common line, common to all pixels which is held at a fixed reference potential, for example, ground, as in conventional, devices, so as to act as a current drain for the series arrangement.

10

15

20

25

30

With the pixels arranged in rows and columns as in conventional active matrix display devices, preferably each row of pixels has an associated selection line and each pixel further comprises an addressing switch which is controlled by the associated selection line in response to an applied row-selection signal during an addressing period. The addressing switch is preferably a transistor whose gate is connected to its respective selection line. Row-selection signals, generated by associated scanning circuitry, are applied to the selection lines. As in conventional display devices, the pixels are preferably addressed a row at a time in sequence.

The respective drive means of a pixel preferably comprises a drive transistor whose gate is connected to an associated data line, via its respective addressing switch, such that a drive signal is applied to the gate during its respective address period. During the addressing period, a drive signal from the data line is transferred to the gate of the drive transistor in the form of a gate voltage. The drive signal may be modified by various drive circuits such as current-mirror circuits or threshold compensation circuits, for example, before being applied to the gate of the drive transistor.

As is customary, each pixel preferably further comprises a capacitance for storing a gate voltage determined by the drive signal at the gate of its respective drive transistor following an address period.

7 .

In one preferred embodiment, the display elements in a pixel are of different colours, preferably one each of red, blue and green as in a conventional colour display. By controlling the individual intensities of each display element, a colour image can be formed on the display device. Thus, each display element in the series arrangement preferably has an associated control means for individually controlling the current flow through it. In operation, each control means controls the current flow through its associated display element within a pixel thus controlling the output colour of the pixel.

In this case, preferably, each control means comprises a shunt transistor whose current-carrying terminals are connected in parallel with its respective display element and whose gate is connected to a respective control line, via a control switch which is operable such that a control signal is applied to the gate of the shunt transistor during an address period.

10

15

20

25

30

In such a colour display device, the colour output of each pixel is controlled by the shunt transistors in response to control signals applied to the gate of each shunt transistor. The shunt transistors are thus operable to divert the current, passing through the series arrangement, around their corresponding display elements. For example, and with reference to Table 1, if a yellow output is desired, from a given pixel, the shunt transistor corresponding to the blue display element is switched on so as to divert the current away from that blue display element. This does not significantly affect the output from the red and green display elements.

In this arrangement, the current carrying terminals of the shunt transistors are preferably connected in series between the drive means and a fixed reference potential, preferably the common line.

In the preferred embodiment in which each pixel comprises a plurality of different coloured display elements, each column of pixels has a corresponding number of associated control lines in addition to the data line. The drive signal applied to the drive transistor controls the brightness of the pixel output. The control signals applied to the shunt transistors control the colour of the pixel output.

8

Each control switch is preferably a transistor whose gate is connected to the corresponding selection line. Each is switched ON in response to applied row-selection signals on the corresponding selection line during a corresponding address period. Therefore, during this period, the addressing transistor and control transistors are each turned on by a row-selection signal allowing data and control signals to be applied to the gates of the respective drive and shunt transistors.

. . 5

10

15

20

25

30

Preferably the gate of the shunt transistor has an associated capacitance to store a gate voltage determined by the corresponding control signal. When the row-selection signal is removed, the control switch turns off and the gate voltage, set by the control signal and stored on the capacitance, is held on the gate of the corresponding shunt transistor for the remaining frame time and until the next address period.

In another preferred embodiment of the present invention the control signal comprises a digital signal effective to switch the shunt transistor between its OFF state and ON state. A shunt transistor in an OFF state will switch its corresponding display element ON and vice-versa. Therefore, each corresponding display element can be either switched ON or OFF according to a digital drive scheme. For a device made up of red, blue and green display elements, eight different colours can be achieved as shown in Table 1. As before, the drive transistor of each pixel is addressed with an analogue data signal to control the brightness of the respective outputs. Preferably, each of the capacitances associated with the gates of the shunt transistors is connected to a fixed reference potential, for example the common line.

This digital scheme is capable of providing eight different colours employing the permutations shown in Table 1. However, if a full colour display is required, an analogue addressing scheme may be applied.

In a further preferred embodiment, therefore, the control signal comprises an analogue signal effective to regulate the current flow through the respective display element within a continuous range of values. In this way the shunt current can be controlled in order to set the output of the display element to a desired level. The shunt transistor acts as a current-source shunt. In this

15

20

25

30

embodiment, a control signal is applied to the gate of the shunt transistor during the address period in a similar manner to the digital scheme described above. However, the current-carrying terminals of the shunt transistor is preferably held at fixed reference potential during the address period. A storage capacitance is connected between the gate and a current-carrying terminal, e.g. the source, of the shunt transistor. This allows direct voltage programming of the shunt transistor. After the addressing period, the storage capacitance retains its respective gate-source voltage.

In yet another preferred embodiment, each pixel comprises a plurality of electroluminescent display elements of the same colour output, connected together in series. Each display element may, or may not, have associated control means for individually controlling the current flow through the respective display element.

Embodiments of active matrix electroluminescent display devices in accordance with the invention will now be described, by way of example, with reference to the accompanying drawings, in which:-

Figure 1 is a simplified schematic diagram of part of a display device according to the invention;

Figure 2 shows a pixel circuit in accordance with a first embodiment of the present invention;

Figure 3 shows a colour pixel circuit in accordance with a second embodiment of the present invention;

Figure 4 shows a colour pixel circuit in accordance with a third embodiment of the present invention;

Figure 5 is a schematic diagram of the layout of display elements within an example pixel;

Figure 6 shows an example pixel in a known active matrix electroluminescent display device;

Figure 7 shows a colour pixel in a known active matrix electroluminescent display device; and

10

Figure 8 shows a graph of two plots comparing the power consumption of a display device, according to the invention to a known display device.

The figures are merely schematic and have not been drawn to scale. The same reference numbers are used throughout the figures to denote the same or similar parts.

5

10

15

20

25

30

Referring to Figure 1, the active matrix electroluminescent display device comprises a panel having a row and column matrix array of regularly-spaced pixels, denoted by the blocks 10, located at the intersections between crossing sets of row (selection) and column (data) conductors, or lines, 15 and 17. Only a few pixels are shown in the Figure for simplicity. In practice there may be several hundred rows and columns of pixels. The pixels 10 are addressed via the sets of selection and data lines, 15 and 17, by a peripheral drive circuit comprising a row, scanning, driver circuit 18 and a column, data, driver circuit 19 connected to the ends of the respective sets of conductors.

Each row of pixels is addressed in turn in a frame period by means of a selection signal applied by the circuit 18 to the relevant row conductor 15 so as to load the pixels of the row with respective data signals, determining their individual display outputs in a frame period following the address period, according to the respective data signals supplied in parallel by the circuit 19 to the column conductors: As each row is addressed, the data signals are supplied by the circuit 19 in appropriate synchronisation.

General construction and operational aspects of the device are similar in certain aspects to those of the device described in EP-A-0717446 where discussion in these respects is incorporated herein by reference material.

Figure 2 shows a pixel circuit in accordance with a first embodiment of the present invention. The pixel 10 comprises four electroluminescent display elements, 11a, 11b, 11c and 11d, having the same colour output, which are connected with similar polarity in a series arrangement. The cathode of one display element is connected to the anode of the next display element in the series arrangement.

Because the pixel is sub-divided into a plurality of series connected display elements, the current required to drive the pixel is less than that of a pixel having an equivalently sized single display element. This reduces the significant voltage drops that can otherwise occur along the power lines thus reducing non-uniformities in the displayed image. The power consumption of the device is also reduced as shown by the graph of Figure 8. This shows plots of total power consumption against display size for a computer model of two active matrix electroluminescent display devices. Plot M shows the power consumption of a known display device and which power can be seen to rise significantly for larger display sizes. Plot N relates, however, to a display device comprising the pixel circuit of Figure 2 in which four electroluminescent display elements are connected in series. It can be seen, especially for large displays (having long power lines), the significant reduction in power consumption with this kind of arrangement.

10

15

20

25

30

Referring again to Figure 2, each electroluminescent display element 11a - 11d comprises an organic light emitting diode, represented here as a diode element (LED) and comprising a pair of electrodes between which one or more active layers of organic electroluminescent material is sandwiched. The display elements of the array are carried together with the associated active matrix circuitry on one side of an insulating support and arranged on the support laterally with respect to one another. Either the cathodes or the anodes of the display elements are formed of transparent conductive material. The support may be of a transparent material such as glass and the electrodes of the display elements 11 closest to the substrate may consist of a transparent conductive material such as ITO so that light generated by the electroluminescent layer is transmitted through these electrodes and the support so as to be visible to a viewer at the other side of the support. Alternatively, the light output could be viewed from above the panel where the electrode remote from the support would comprise a thin, transparent, conductive layer formed of, for example ITO or a metal having a low work function such as calcium or a magnesium : silver alloy. The electrode adjacent the support would comprise a metal having a low work function or a reflective, conductive material. Typically, the thickness of the

organic electroluminescent material layer is between 100nm and 200nm. Typical examples of suitable organic electroluminescent materials which can be used for the elements 11 are described in EP-A-0 717446. Electroluminescent materials such as conjugated polymer materials described in WO96/36959 can also be used."

5" .

10

15

20

25

30

The series arrangement comprising the display elements includes a drive transistor 12 connected, at its drain, to one end display element, 11a. The other end of the series arrangement is connected to a common line 21 which in practice comprises, for example, an electrode layer (cathode) layer common to all pixels. This provides a constant reference voltage and acts as a current drain. It is typically fixed at ground potential. The source of the drive transistor 12 is connected to a power line 13 common to other pixels in the same row (as shown in Figure 1). A capacitance 14 is connected between the gate and the source of the drive transistor 12. An associated selection line 15 is connected to the gate of an addressing transistor 16. The source of the addressing transistor 16 is connected to the gate of the drive transistor 16 is connected to the gate of the drive transistor 12.

Alternatively, the series arrangement may comprise the drive transistor connected between the cathode of the display element 11c, at the other end of the series, and the common line 21. As a further alternative, the drive transistor may be connected, in series, between two display elements.

The operation of the pixel circuit of Figure 2 will now be described. During a row address period a row-selection signal is applied, by the circuit 18, to the selection line 15. This is in the form of a voltage pulse that selects all pixels in the row associated with that select line. This signal provides a voltage to the gate of the addressing transistor 16 thus turning it on. This allows a drive signal to be supplied from the data line 17 to the gate of the drive transistor 12.

The desired brightness of the pixel output is set by an analogue drive (data) signal which is applied to the data line 17, by the circuit 19, during the address period. The drive signal produces a voltage on the gate of the drive transistor 12. The gate voltage determines the level of current that flows from the power line 13 to the series arrangement of display elements 11, and thus their

15

20

25

30

output brightness. During the address period the capacitance 14 is charged so as to store the source-gate voltage present on the drive transistor 12. The capacitance then serves to maintain this gate voltage following the address period for the remainder of the frame period until the row of pixels is next addressed.

Each row of pixels is addressed in turn in this manner in sequence and in respective row address periods so as to load the pixels of each row with their respective drive signals and set the pixels to provide desired display outputs during the subsequent drive period, corresponding approximately to a frame period, until they are next addressed.

Although the pixel circuit of Figure 2 comprises four series connected display elements, 11a-d, it is envisaged that the invention is also applicable to pixels having any practical number of series connected display elements.

The transistors, 12 and 16, shown in Figure 2 are of n-type conductivity. Alternatively, p-type TFTs may be used with the circuit and drive signals being adjusted accordingly.

Figure 3 shows a colour pixel circuit in accordance with a second embodiment of the present invention. The pixel 10 comprises three display elements, 11a, 11b and 11c, connected in series with one another and again arranged laterally adjacent one another on a support. Each display element 11a-c emits light of a different colour, one each of red, blue and green.

As before, the current carrying terminals of a drive transistor 12 are connected in series with the display elements 11a-c between a power line 13 and a common line 21. The drive transistor 12 is connected between the power line 13 and the anode of an end display element 11a in the series. The gate of the drive transistor 12 is connected to an associated data line 17 via an addressing transistor 16. The gate of addressing transistor 16 is connected to an associated selection line 15. A capacitance 14 is arranged to store the gate-source voltage of the drive transistor 17.

Each display element 11a-c within the pixel 10 has an associated control means for individually controlling the current flow through its associated display element. In this embodiment, the control means comprises a shunt transistor 22,

preferably a thin-film transistor fabricated on the display substrate. The source and drain of each shunt transistor 22 is connected in parallel with its associated display element 11. The gate of each shunt transistor 22 is connected to an associated, individual, control line 23 via the current-carrying terminals of an associated control transistor 24. Therefore, a pixel 10 having three display elements 11, as in this case, has four associated column lines: three control and one data, 23 and 17. The gates of the control transistors 24 are all connected to the associated selection line 15. The gate of each shunt transistor 22 is also connected to the common line 21 via a respective capacitance 25.

5

10

15

20

25

30

The operation of the pixel circuit of Figure 3 will now be described. During a row address period a row-selection signal is applied to the selection line 15. This is in the form of a voltage pulse that selects all pixels in the row associated with that selection line. This signal provides a voltage on the gate of each addressing and control transistor, 16 and 24, thus turning it on. This allows drive and control signals to be supplied from the data line and control lines, 17 and 23, to the gates of the drive and shunt transistors, 12 and 22 respectively.

The desired brightness of the pixel output is set by the drive signal which is applied to the data line 17 during the address period. The drive signal provides a voltage on the gate of the drive transistor 12. The gate voltage determines the level of current that flows from the power line 13 and through the series arrangement. During the address period the capacitance 14 charges so as to store the source-gate voltage present on the drive transistor 12.

The desired colour of the pixel output is set by the control signals which are applied to the control lines 23 during each address period. For example, and with reference to Table 1, for a pixel with red, green and blue emitting display elements, if there is no current flow through any of the display elements within the pixel then it will appear black. If the maximum current flows through the red display element and the green display element, but no current flows through the blue display element then the pixel will appear yellow.

In this embodiment, the control signals are digital in nature. Each control signal provides a voltage on the gate of its associated shunt transistor 22. This either sets the shunt transistor 22 to an OFF state or an ON state in accordance

15

with the digital signal. The gate voltage set by each digital control signal is stored on the associated capacitance 25 following the address period and for the remainder of the frame period.

When a shunt transistor 22 is in the OFF state, the current shunted away from the associated display element 11 is low and so current will flow through the display element causing it to illuminate. In the ON state, the current is diverted from the associated display element and so the display element will not illuminate. The colour of the pixel output may be set by illuminating different permutations and combinations of the three differently coloured display elements 11a-c in accordance with the data from Table 1.

5

10

15

20

25

30

The embodiment described above with reference to Figure 3 concerns a colour display in which the colour information supplied to the pixels is of a digital nature. Eight different colours, or hues, of varying degrees of brightness may be achieved from each pixel output. To provide a full-colour display, in which a full range of hues can be achieved, it is convenient for an analogue addressing scheme to be used. This requires some modifications to the circuit described above.

Figure 4 shows a colour pixel circuit in accordance with a third embodiment of the present invention. The pixel 10 again comprises three display elements, 11a, 11b and 11c, connected in a series arrangement with one another and the drive transistor 12. The drive transistor 12 is arranged in a similar way to that of the embodiments described above in which it receives drive signals from the circuit 19 via an associated data line 17 and the current carrying terminals of an addressing transistor 16.

As before, each display element 11a-c within the pixel 10 has an associated control means for individually controlling the current flow through its associated display element. The control means comprises a shunt transistor 22, preferably a thin-film transistor fabricated on the display substrate. The source and drain of each shunt transistor 22 is connected in parallel with its associated display element 11. The gate of each shunt transistor 22 is connected to an associated, individual, control line 23 via the current-carrying terminals of an

16

associated control transistor 24. The gates of the control transistors 24 are all connected to the associated selection line 15.

The source of each shunt transistor 22 is connected to an electrode 41 via the current-carrying terminals of a respective transistor 42. The gate of each transistor 42 is connected to the selection line 15. The electrode 41 is connected to a constant reference voltage. A respective capacitance 43 is connected between the source and gate of each shunt transistor 22.

5

10

15

20

25

30

The operation of the pixel circuit of Figure 4 will now be described. During a row address period a row-selection signal is applied by the circuit 18 to the selection line 15. This is in the form of a voltage pulse that selects all pixels in the row associated with that selection line. This signal provides a voltage on the gates of the addressing and control transistors, 16 and 24, thus turning them on. This allows drive signals to be supplied from the data line and control lines, 17 and 23 respectively, to the gates of the drive and shunt transistors, 12 and 22 respectively.

During the addressing period, the row-selection signal is also applied to the gates of the transistor 42, thus turning it on. This allows a constant reference voltage from an external source 45 connected to the electrode 41 to be applied to the source of each shunt transistor 22. Therefore, direct voltage programming of the shunt transistors can be achieved.

The desired brightness of the pixel output is set by the drive (data) signal which is applied to the data line 17 during the address period. The drive signal provides a voltage on the gate of the drive transistor 12. The gate voltage determines the level of current that flows from the power line 13 and through the series arrangement. During the address period the capacitance 14 charges so as to store the source-gate voltage present on the drive transistor 12.

The desired colour of the pixel output is set by the control signals which are applied to the control lines 23 by circuit 19 during the address period. In this embodiment, the control signals are of analogue form. Each control signal results in a voltage on the gate of its associated shunt transistor 22, thus programming the desired gate-source voltage. This voltage is stored on the associated

15

20

25

30

capacitance 43 after the address period and for the remaining frame time until the pixel is next addressed.

In this embodiment, each shunt transistor 22 together with its associated capacitance 43 acts as a current source. The shunt transistor gate-source voltage can be set within a finite range of voltages. This is in contrast to the embodiment of Figure 3 in which each shunt transistor can either be in an OFF-state or an ON-state. Therefore, a full range of hues can conveniently be achieved for the output of the colour pixel.

Although the embodiments having individual control means for each display element comprise display elements having different coloured outputs, it is envisaged that each pixel may comprise display elements having outputs of the same colour.

The transistors (addressing, control, drive and shunt) are preferably formed as TFTs on a substrate of glass or other insulating material together with the address lines (selection, data and control) using standard thin film deposition and patterning processes as used in the field of active matrix display devices and other large area electronic devices. It is envisaged however, that, the active matrix circuitry of the device may be fabricated using IC technology with a semiconductor substrate.

Although particular transistors shown in the Figures are of p-type or n-type conductivity, it will be apparent to those skilled in the art that arrangements using the conductivity types opposite to those shown may also be used, with appropriate alteration to the voltages employed. Likewise, it should be apparent to those skilled in the art that other pixel drive circuits to those described can be used such as those incorporating current mirror circuits and threshold voltage compensation circuits as described in WO01/75852 for example.

Figure 5 is a schematic diagram of the layout of display elements within an example pixel 10 of one embodiment comprising pixels having four display elements. The area of the pixel 10 in the display device is sub-divided such that each individual display element in the series arrangement illuminates a respective one of the areas 50a-50d. The sub-divided areas are of similar size to one another. Although Figure 5 shows a pixel split into four separate regions, it is

18

envisaged that pixels may be separated into any practical number of regions through a corresponding number of display elements. For example, a colour pixel is typically formed having three regions, one each of red, blue and green display elements.

- 5

10

15

20

In summary, an active matrix electroluminescent display device has a matrix array of pixels. Each pixel has a plurality of electroluminescent display elements and drive means for controlling the current through each of the plurality of display elements in accordance with applied drive signals. The plurality of display elements in each pixel and the drive means are connected in a series arrangement. The current required to drive a pixel at a given brightness is therefore reduced thus reducing the voltage drops that occur along the power lines and the consequential display non-uniformities. The device may comprise a monochrome display or a colour display. The current through the individual display elements in the series arrangement may be controlled separately by associated control means.

From reading the present disclosure, other modifications will be apparent to persons skilled in the art. Such modifications may involve other features which are already known in the field of active matrix electroluminescent display devices and component parts thereof and which may be used instead of or in addition to features already described herein.

#### CLAIMS

5

- 1. An active matrix electroluminescent display device comprising a matrix array of pixels, each pixel having a plurality of electroluminescent display elements, and drive means for controlling the current through each of said plurality of display elements in accordance with drive signals applied to the drive means, wherein said plurality of display elements and the drive means of each respective pixel are connected in a series arrangement.
- 2. An active matrix electroluminescent display device according to Claim 1, wherein said series arrangement is connected between first and second supply lines.
- 3. An active matrix electroluminescent display device according to Claim 1 or 2, wherein said pixels are arranged in rows and columns, each row of pixels having an associated selection line and each column of pixels having an associated data line, each pixel further comprising an addressing switch which is controlled by the associated selection line in response to an applied row-selection signal during an address period.

20

25

- 4. An active matrix electroluminescent display device according to Claim 3, wherein each said drive means comprises a drive transistor whose gate is connected to its associated data line, via its respective addressing switch, such that a drive signal is applied to the gate during its respective address period.
- 5. An active matrix electroluminescent display device according to Claim 4, wherein said drive signal is modified before being applied to the gate.
- 30 6. An active matrix electroluminescent display device according to Claim 4 or 5, wherein each said pixel further comprises a capacitance for storing a gate

voltage determined by the drive signal at the gate of its respective drive transistor following an address period.

- 7. An active matrix electroluminescent display device according to any preceding claim, wherein each display element in the series arrangement has an associated control means for individually controlling the current flow through the respective display element.
- 8. An active matrix electroluminescent display device according to Claim
  7, wherein each control means comprises a shunt transistor whose currentcarrying terminals are connected in parallel with its respective display element
  and whose gate is connected to a respective control line, via a control switch
  which is operable such that a control signal is applied to the gate of the shunt
  transistor during an address period.


15

25

30

- 9. An active matrix electroluminescent display device according to Claim 8 wherein the gate of the shunt transistor has an associated capacitance to store a gate voltage determined by the corresponding control signal.
- 20 10. An active matrix electroluminescent display device according to Claim 9, wherein each of the capacitances associated with the gates of the shunt transistors is connected to a fixed reference potential.
  - 11. An active matrix electroluminescent display device according to Claim 9 or 10, wherein the control signal comprises a digital signal effective to switch the shunt transistor between its OFF state and ON state.
  - 12. An active matrix electroluminescent display device according to Claim 9, wherein each of the capacitances associated with the gates of the shunt transistors is connected between the gate and a current-carrying terminal of their respective shunt transistors.

- 13. An active matrix electroluminescent display device according to Claim 8, 9 or 12, wherein said control signal comprises an analogue signal effective to regulate the current flow through the respective display element within a continuous range of values.
- 14. An active matrix electroluminescent display device according to Claim 13, wherein the current-carrying terminals of the shunt transistor is held at a fixed reference potential during the address period.
- 15. An active matrix electroluminescent display device according to any preceding Claim, wherein each pixel comprises a plurality of electroluminescent display elements of the same colour output connected together in series.
- 15 16. An active matrix electroluminescent display device according to any of Claims 7 to 14, wherein each pixel comprises three electroluminescent display elements, each of a different colour output, connected together in series.






FIG.3




FIG.4






FIG.5





### INTERNATIONAL SEARCH REPORT

Inte onal Application No PCT/IB 02/05261

|  |  | <del></del>                                  |                      |  |  |  |
|--|--|--|----------------------|--|--|--|
| A. CLASSIFICATION OF SUBJECT MATTER IPC 7 G09G3/32   |  |  |                      |  |  |  |
|  |  |  |                      |  |  |  |
|  | o International Patent Classification (IPC) or to both national classific  | ation and IPC                                |                      |  |  |  |
|  | SEARCHED  commentation searched (classification system followed by classification)   | ine cumbolo)                                 |                      |  |  |  |
| IPC 7  | G09G   | on symbols)                                  |                      |  |  |  |
| Documental   | tion searched other than minimum documentation to the extent that  | arrab decrements are behinded in the finite. |                      |  |  |  |
| Documenta  | non searched only man minimum documentation to the extent that s   | such documents are included in the neids s   | earched              |  |  |  |
|  |  |  |                      |  |  |  |
| Electronic d   | ata base consulted during the International search (name of data ba  | se and, where practical, search terms used   | n                    |  |  |  |
| EPO-In   | ternal, PAJ, WPI Data  |  |                      |  |  |  |
|  |  |  |                      |  |  |  |
| C. DOCUM   | ENTS CONSIDERED TO BE RELEVANT   |  |                      |  |  |  |
| Category °   | Citation of document, with indication, where appropriate, of the re-   | Relevant to claim No.                        |                      |  |  |  |
| A  | EP 0 717 446 A (EASTMAN KODAK CO) 19 June 1996 (1996-06-19)  |  |                      |  |  |  |
|  | cited in the application page 3, line 56 -page 4, line 3   |  |                      |  |  |  |
|  | page 5, line 9 - line 24   |  |                      |  |  |  |
|  | figures 1,2  |  |                      |  |  |  |
| Α  | WO 01 75852 A (KONINKL PHILIPS ELECTRONICS 1 NV) 11 October 2001 (2001-10-11)  |  |                      |  |  |  |
|  | cited in the application page 5, line 6 -page 8, line 31 figures 1-3   |  |                      |  |  |  |
|  |  |  |                      |  |  |  |
|  | · -  | -/   |                      |  |  |  |
|  |  |  |                      |  |  |  |
|  |  |  |                      |  |  |  |
|  |  |  |                      |  |  |  |
|  |  |  |                      |  |  |  |
|  |  |  |                      |  |  |  |
| X Furti  | ner documents are listed in the continuation of box C.   | χ Patent family members are listed           | in annex.            |  |  |  |
| ° Special ca   | tegories of cited documents:   | "T" later document published after the inte  | mational filing date |  |  |  |
| *A* document defining the general state of the art which is not capsidated to be of particular relevance.              |  |  |                      |  |  |  |
| "E" earlier document but published on or after the international   |  |  |                      |  |  |  |
| "L" document which may throw doubts on priority claim(s) or involve an inventive step when the document is taken alone |  |  |                      |  |  |  |
|  | which is cited to establish the publication date of another citation or other special reason (as specified)  "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the  |  |                      |  |  |  |
| "O" docume other   | O' document referring to an oral disclosure, use, exhibition or other means document is combined with one or more other such document is combined with one or more other such documents, such combination being obvious to a person skilled  |  |                      |  |  |  |
| *P* docume   | *P* document published prior to the international filing date but later than the priority date claimed to the international filing date but after than the priority date claimed to the international filing date but after than the priority date claimed to the international filing date but after than the priority date claimed to the international filing date but after than the priority date claimed to the international filing date but after than the priority date claimed to the international filing date but after than the priority date claimed to the international filing date but after than the priority date claimed to the international filing date but after than the priority date claimed to the international filing date but after than the priority date claimed to the international filing date but after than the priority date claimed to the international filing date but after than the priority date claimed to the international filing date but after than the priority date claimed to the international filing date but after than the priority date claimed to the international filing date but after than the priority date claimed to the international filing date but after than the priority date claimed the international filing date but after than the priority date claimed to the international filing date but after |  |                      |  |  |  |
|  | actual completion of the international search  | Date of mailing of the international sea     |                      |  |  |  |
| 1  | 2 March 2003   | 20/03/2003                                   |                      |  |  |  |
| Name and r   | nailing address of the ISA   | Authorized officer                           |                      |  |  |  |
|  | European Patent Office, P.B. 5818 Patentlaan 2<br>NL – 2280 HV Riiswiik  |  |                      |  |  |  |
|  | NL - 2260 HV HISWIJK<br>Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,<br>Fax: (+31-70) 340-3016   | Farricella, L                                |                      |  |  |  |

## INTERNATIONAL SEARCH REPORT

Inter 1al Application No PCT/IB 02/05261

| C.(Continua | ation) DOCUMENTS CONSIDERED TO BE RELEVANT   | PC1/1B 02/05261       |
|-------------|--|-----------------------|
| Category °  |  | Relevant to claim No. |
|             |  |                       |
| 4           | PATENT ABSTRACTS OF JAPAN vol. 2000, no. 01, 31 January 2000 (2000-01-31) & JP 11 288252 A (DAICHU DENSHI:KK), 19 October 1999 (1999-10-19) abstract | 1                     |
|             | PATENT ABSTRACTS OF JAPAN vol. 1997, no. 07, 31 July 1997 (1997-07-31) & JP 09 081211 A (HITACHI LTD), 28 March 1997 (1997-03-28) abstract           | 1                     |
|             |  |                       |
|             |  |                       |
|             |  |                       |
|             |  |                       |
|             |  |                       |

### INTERNATIONAL SEARCH REPORT

tnte nal Application No
PCT/IB 02/05261

| Patent document<br>cited in search report |    | Publication<br>date |                | Patent family<br>member(s)                | Publication date                       |
|---|----|---------------------|----------------|---|--|
| EP 0717446                                | Α  | 19-06-1996          | US<br>EP<br>JP | 5684365 A<br>0717446 A2<br>8234683 A      | 04-11-1997<br>19-06-1996<br>13-09-1996 |
| WO 0175852                                | A  | 11-10-2001          | WO<br>EP<br>US | 0175852 A1<br>1272999 A1<br>2001026251 A1 | 11-10-2001<br>08-01-2003<br>04-10-2001 |
| JP 11288252                               | Α. | 19-10-1999          | NONE           |   |  |
| JP 09081211                               | Α  | 28-03-1997          | NONE           |   |  |

|   |  | · · › · · · · · · · · · · · · · · · · · |
|---|--|---|
|   |  | •                                       |
| · |  | -                                       |
|   |  |   |
|   |  |   |
|   |  |   |
|   |  | ?*<br>!                                 |
|   |  |   |